POU920010094US1 Examiner E. Chang, 09/960023   IBM
                    - 3 -

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings of claims in the application.

LISTING OF CLAIMS:

What is claimed is:

1   Claim 1. (Currently Amended) In an SMP computer system
2   having a source-synchronous, pipelined, self-calibrating bus
3   interface, the method of recalibrating the bus interface,
4   comprising the steps of:
5   a) halting operations of said SMP computer system having a
6   source-synchronous, pipelined, self-calibrating bus
7   interface with a system quiesce operation such that the bus
8   interface is not used by the system,
9   b) fencing a receiver of the bus interface,
10   c) recalibrating the bus interface using clock readjustment,
11   d) unfencing the receiver of the bus interface, and
12   e) taking the system of the bus interface out of a ~~the~~ wait
13   state and commencing operations to allow interface use
14   again.

1   Claim 2. (Previously submitted) The method according to
2   claim 1, wherein when said step of halting operations is
3   done with a system quiesce operation to avoid using said bus
4   interface to allow recalibrating of the bus interface during
5   said system quiesce operation.
6

     Claim 3. (Previously submitted) The method according to
1   claim 1, wherein said step of calibrating the interface is
2   accomplished by sending and sampling a known data pattern.
3

-3-

BEST AVAILABLE COPY

POU920010094US1 Examiner E. Chang, 09/960023   IBM
- 4 -

```
1    Claim 4. (Previously submitted) The method according to
2    claim 1, wherein said step of calibrating the bus interface
3    is accomplished by recalculating the frequency and applying
4    the appropriate delay adjustment to the clock.

1    Claim 5. (Previously submitted) In an SMP computer system
2    having a source-synchronous bus interface, the method for
3    re-calibration of the bus interface at periodic intervals
4    comprising the steps of:
5    a. putting the system of the bus interface into a wait state
6    with a system quiesce operation such that the bus interface
7    is not used by the system,
8    b. performing a fast initialization process for calibration,
9    c. taking the system of the bus interface out of said wait
     state and restoring the system to a running state.
1

2    Claim 6. (Previously submitted) The method according to
3    claim 5 wherein wherein a step of data deskew has been
4    performed as part of the original system bus interface
5    initialization, and during recalibration of only a single
6    clock centering step for the bus interface is performed
7    during said fast initialization process for calibration
8    without deskewing data during said fast initialization step
     performed for re-calibration.
1

2    Claim 7. (Previously submitted) The method according to
3    claim 6 wherein said wait state keeps the bus interface from
4    being used for processing steps other than re-calibration
5    and sending a calibration pattern and allowing calibration
6    logic to re-center the clock applicable to the bus interface
7    to compensate for new environmental conditions and circuit
     changes.
1
```

2   Claim 8. (Previously submitted) The method according to
3   claim 7 wherein the recalibration of the bus interface is
4   triggered periodically and in a manner that circuit or
5   environmental characteristics over time do not adversely
     affect the operation of the bus interface.

1

2   Claim 9. (Previously submitted) The method according to
3   claim 7 wherein the re-calibration is based on a trigger
     event which triggers the steps for re-calibration of the bus
1   interface

2

3   Claim 10. (Previously submitted) The method according to
4   claim 1 wherein a quiesce of the system of the bus interface
5   if performed prior to performing a fast initialization
6   process for calibration, and during calibration, the step of
7   calibrating the bus interface recalculates the frequency of
8   the clock for the bus interface and applies an appropriate
9   delay adjustment to the clock for the bus interface, after
     which the system for the interface is unquiesced before
1   commencing operations to allow bus interface use again.

2

3   Claim 11. (Previously submitted) The method according to
4   claim 10 wherein the recalibration step includes sending a
5   pattern across the interface and adjusting the clock through
6   re-centering without data de-skewing but with shifting to
6   the clock to re-center the bus interface data capturing
     window for the 'eye' of the data capturing window.

1

2   Claim 12. (Previously submitted) The method according to
3   claim 10 wherein the recalibration stem includes
4   re-calculating the clock frequency of the bus interface
5   against the current hardware and re-applying the clock
6   frequency calculation to the clock delay to re-center the